Ross ROSS = Recommend OSS · open-source software intelligence for agents

splinedrive/kianRiscV

RISC-V XV6/Linux SoC, marchID: 0x2b, 0x34 observed · 2026-08-28

github.com/splinedrive/kianRiscV · Verilog · ISC (permissive) observed · 2026-08-28

Health v2 · maintenance only

70/100

  • Activity 84
  • Release rhythm 34
  • Longevity 100
How is this computed?

round(0.45*activity + 0.35*rhythm + 0.20*longevity); archived -> min(score, 10) — computed 2026-09-03. Adoption (stars, forks) is never an input.

  • gap_med: n/a
  • age_days: 1804
  • days_rel: 230
  • days_push: 96
  • n_releases_24m: 1

Full methodology

Adoption not part of the score

1113 stars · 80 forks observed · 2026-08-28

What it is AI-extracted, prompt v1, taxonomy v1, 2026-08-30, confidence not recorded

A collection of open-source RISC-V RV32IMA system-on-chip designs written in Verilog/SystemVerilog, featuring MMU with SV32 virtual memory support capable of booting Linux and XV6. Includes FPGA implementations and full-custom ASIC designs fabricated through TinyTapeout and wafer.space shuttle runs.

Use cases

  • learning RISC-V CPU and SoC design in Verilog
  • running Linux or XV6 on a custom open-source RISC-V SoC
  • building an FPGA soft-core with MMU and virtual memory
  • fabricating an open-source RISC-V ASIC via TinyTapeout
  • studying SV32 virtual memory implementation in hardware
  • prototyping embedded systems on open silicon

When to choose

  • you want a fully open-source RTL design for a Linux-capable RV32IMA SoC
  • you need an educational reference for MMU/SV32 and SoC integration in Verilog
  • you plan to tape out a small RISC-V chip with open EDA tools and PDKs

When to avoid

  • you need high-performance application-class RISC-V cores with out-of-order execution
  • you require RV64 or modern privileged spec extensions beyond RV32IMA
  • you want a supported commercial silicon product with vendor support

Facets

library · maturity active

simulation embedded compiler hardware embedded-systems operating-systems embedded risc-v soc verilog cpu-design mmu rv32ima sv32 xv6 tinytapeout chip-design fpga open-source-silicon asic linux

1 source

Member repositories

RepositoryRoleHealth v2
splinedrive/kianRiscVmain70

For agents

markdown · JSON · MCP: product_card(name="splinedrive/kianRiscV")

Data as of 2026-08-30T08:39:29.467469+00:00 · Report a problem