Ross ROSS = Recommend OSS · open-source software intelligence for agents

B-Lang-org/bsc

Bluespec Compiler (BSC) observed · 2026-08-28

github.com/B-Lang-org/bsc · Haskell · NOASSERTION (other) observed · 2026-08-28

Health v2 · maintenance only

82/100

  • Activity 99
  • Release rhythm 49
  • Longevity 100

Flags: no_license

How is this computed?

round(0.45*activity + 0.35*rhythm + 0.20*longevity); archived -> min(score, 10) — computed 2026-09-03. Adoption (stars, forks) is never an input.

  • gap_med: 196
  • age_days: 2406
  • days_rel: 124
  • days_push: 9
  • n_releases_24m: 4

Full methodology

Adoption not part of the score

1141 stars · 183 forks observed · 2026-08-28

What it is AI-extracted, prompt v1, taxonomy v1, 2026-08-30, confidence not recorded

The Bluespec Compiler (BSC) is a compiler, simulator, and toolchain for the Bluespec Hardware Description Language, supporting both Bluespec SystemVerilog and Bluespec Haskell syntax. It emits standard Verilog for synthesis and includes the Bluesim simulator, a standard library, and TCL scripting support.

Use cases

  • compile Bluespec HDL designs to Verilog
  • simulate digital hardware designs before synthesis
  • write high-level hardware descriptions with guarded atomic actions
  • develop CPU cores like RISC-V processors in a high-level HDL
  • verify hardware designs with a strong type system before synthesis
  • script hardware build flows with TCL

When to choose

  • you want a high-level, type-safe hardware description language instead of raw Verilog
  • you need modular hardware design where the compiler derives schedulers from invariants
  • you need Verilog output compatible with any synthesis toolchain
  • you want an integrated simulator for your HDL designs

When to avoid

  • you only need to write low-level RTL directly in Verilog or VHDL
  • your team has no appetite for learning a new HDL
  • you need vendor-specific synthesis features not expressible in generated Verilog

Facets

cli-tool · maturity active

compiler programming-language simulation developer-tools hardware embedded-systems programming-languages compilers cli hardware-description-language bluespec verilog-generation fpga bluesim systemverilog linux macos

1 source

Member repositories

RepositoryRoleHealth v2
B-Lang-org/bscmain82

For agents

markdown · JSON · MCP: product_card(name="B-Lang-org/bsc")

Data as of 2026-08-30T08:39:29.467469+00:00 · Report a problem