liangkangnan/tinyriscv resource

Health v2 · maintenance only

Flags: no_releases

Adoption not part of the score

1510 stars · 241 forks observed · 2026-08-28

What it is AI-extracted, prompt v1, taxonomy v1, 2026-08-30, confidence not recorded

A simple, easy-to-understand 32-bit single-core RISC-V processor core written in Verilog, targeting ARM Cortex-M3 class performance. It implements RV32IM with a three-stage pipeline and includes simulation, test, and FPGA tooling for learning how a CPU works.

Use cases

• learn how a RISC-V CPU is designed from scratch
• study a simple pipelined processor implementation in Verilog
• run RISC-V instruction set compatibility tests
• synthesize a small RISC-V core onto an FPGA
• run C programs and FreeRTOS on a homemade RISC-V core
• teach computer architecture with a readable CPU codebase

When to choose

• you are a beginner wanting a readable RISC-V core to learn from
• you need a small RV32IM core for FPGA experimentation or coursework
• you want a reference implementation paired with design documentation

When to avoid

• you need a high-performance or production-grade RISC-V core
• you require RV64, advanced extensions, or out-of-order execution
• you need formal verification or commercial support

Facets

learning-resource · maturity active

simulation embedded hardware education embedded-systems windows cross-platform risc-v verilog fpga processor-core hardware-design open-source-hardware educational linux

Member repositories

For agents

markdown · JSON · MCP: product_card(name="liangkangnan/tinyriscv")