SpinalHDL/SpinalHDL

Health v2 · maintenance only

Flags: no_license

Adoption not part of the score

2031 stars · 388 forks observed · 2026-08-28

What it is AI-extracted, prompt v1, taxonomy v1, 2026-08-30, confidence not recorded

SpinalHDL is an open-source Scala-based hardware description language (HDL) library for describing digital hardware at the register-transfer level (RTL). It generates standard VHDL and Verilog output compatible with existing EDA tools, while offering the expressiveness of a modern programming language with object-oriented and functional programming features.

Use cases

• describe digital hardware using a modern Scala-based HDL instead of VHDL or Verilog
• generate VHDL and Verilog RTL code for FPGA or ASIC synthesis
• use object-oriented and functional programming to parameterize and elaborate hardware designs
• write less verbose, more powerful hardware descriptions than SystemVerilog
• verify hardware designs using Scala-based testing and simulation
• build reusable hardware component libraries with software engineering practices
• design FPGA circuits without area or performance overhead versus hand-written HDL

When to choose

• you want a modern, expressive HDL with strong typing and OOP/FP features instead of VHDL/Verilog/SystemVerilog
• you need to generate standard VHDL or Verilog that works with your existing EDA toolchain
• you want to parameterize and generate hardware programmatically with Scala libraries
• you prefer concise hardware descriptions with one-to-one, no-black-magic RTL generation
• you want a free, industry-usable HDL without licensing costs

When to avoid

• you need high-level synthesis (HLS) from C/C++ or similar - SpinalHDL is explicitly not an HLS tool
• your team and toolchain are firmly committed to VHDL, Verilog, or SystemVerilog with no room for a Scala-based flow
• you require an event-driven simulation paradigm - SpinalHDL is RTL-based
• your environment cannot run the JVM or Scala build tooling (SBT/Gradle)
• you need a standalone language with its own compiler rather than an embedded Scala DSL

Facets

library · maturity active

programming-language compiler simulation testing hardware embedded-systems jvm cross-platform hdl rtl hardware-description-language vhdl verilog systemverilog fpga asic scala hardware-construction rtl-generation eda-tools digital-circuit-design hardware-verification chisel-alternative digital-design eda

Member repositories

For agents

markdown · JSON · MCP: product_card(name="SpinalHDL/SpinalHDL")