jbush001/NyuziProcessor resource

Health v2 · maintenance only

Flags: no_releases

Adoption not part of the score

2218 stars · 378 forks observed · 2026-08-28

What it is AI-extracted, prompt v1, taxonomy v1, 2026-08-30, confidence not recorded

Nyuzi is an experimental open-source GPGPU microprocessor architecture with a synthesizable SystemVerilog hardware design, instruction set emulator, cycle-accurate simulator, and LLVM-based C/C++ compiler toolchain. It is designed for experimenting with microarchitectural and instruction set design tradeoffs, and can run on FPGA or entirely in simulation.

Use cases

• experiment with GPGPU microarchitecture design tradeoffs
• learn how a GPU processor is implemented in SystemVerilog
• run compute-intensive parallel workloads on a custom ISA
• develop and test compiler backends for a new instruction set
• prototype hardware designs on an FPGA without proprietary IP
• study vector processor architecture and SIMD programming

When to choose

• you want a fully open-source, synthesizable GPGPU design to study or modify
• you need an emulator and cycle-accurate simulator so you can develop without FPGA hardware
• you are teaching or learning computer architecture, Verilog, or compiler design
• you want to experiment with instruction set and microarchitecture tradeoffs end to end

When to avoid

• you need a production-grade GPU with mature drivers and ecosystem support
• you require high performance or energy efficiency comparable to commercial GPUs
• you need Windows support, which is untested
• you want a turnkey solution rather than a research and education platform

Facets

learning-resource · maturity maintenance

gpu-computing compiler simulation machine-learning hardware gpu-computing education gpgpu verilog system-verilog llvm processor-architecture fpga open-source-hardware isa-design computer-architecture linux macos

Member repositories

For agents

markdown · JSON · MCP: product_card(name="jbush001/NyuziProcessor")