{"adoption": {"forks": 512, "observed_at": "2026-08-28T04:07:50.169498+00:00", "stars": 3232}, "canonical_url": "https://ross.abutalabs.com/products/vexriscv", "card": {"archived": false, "artifact_type": "library", "description": "A FPGA friendly 32 bit RISC-V CPU implementation", "domain": ["hardware", "embedded-systems"], "enriched": true, "function": ["embedded", "simulation", "compiler"], "health_score": 60, "homepage": null, "language": "Assembly", "license": "MIT", "license_family": "permissive", "maturity": "active", "member_repos": ["SpinalHDL/VexRiscv"], "name": "SpinalHDL/VexRiscv", "platform": ["cross-platform"], "pushed_at": "2026-02-11T09:06:28+00:00", "repo": "SpinalHDL/VexRiscv", "stars": 3232, "tags": ["risc-v", "softcore-cpu", "spinalhdl", "fpga", "soc", "verilog-generation", "pipelined-cpu", "open-source-hardware", "computer-architecture"], "topics": ["riscv", "soc", "cpu", "spinalhdl", "vhdl", "verilog", "fpga", "softcore"], "urls": [], "use_cases": ["implement a RISC-V softcore CPU on an FPGA", "build a SoC with a customizable RISC-V processor", "run Linux on a small FPGA softcore", "add custom instructions to a RISC-V CPU", "simulate and debug a RISC-V CPU with GDB and Verilator", "learn pipelined CPU design and computer architecture", "generate Verilog for a pipelined RISC-V core from Scala code"], "what_it_is": "VexRiscv is a parameterizable 32-bit RISC-V CPU core written in SpinalHDL that generates Verilog for FPGA deployment. It supports RV32I[M][A][F[D]][C] instruction sets, 2-5+ stage pipelines, and includes a plugin system for adding custom instructions, CSRs, and peripherals.", "when_to_avoid": ["you need an ASIC-taped-out or formally verified processor", "you require maximum performance rather than FPGA area/frequency efficiency", "you are not comfortable working with SpinalHDL/Scala or generated Verilog", "you need a hard CPU core or out-of-order superscalar design"], "when_to_choose": ["you need an FPGA-friendly RISC-V CPU without vendor-specific IP blocks", "you want a highly configurable pipeline (stages, caches, MMU, FPU, branch prediction)", "you need to add custom instructions or CSRs via a plugin architecture", "you want to run Linux or bare-metal software on a softcore with JTAG debugging"]}, "data_as_of": "2026-08-30T08:39:29.467469+00:00", "members": [{"path": "/products/vexriscv", "repo": "SpinalHDL/VexRiscv", "role": "main", "score": 62}], "provenance": {"archived": {"kind": "observed", "observed_at": "2026-08-28T04:07:50.169498+00:00", "source": "github"}, "artifact_type": {"confidence": null, "enriched_at": "2026-08-30T07:24:37.639555+00:00", "kind": "inferred", "prompt_version": 1, "sources": [{"content_hash": "fc5c25d7ef293f05252061c40dbede8703cb130f47150c8480b16d730da6a9d2", "fetched_at": "2026-08-28T04:07:50.169498+00:00", "kind": "readme", "missing": false, "url": "https://github.com/SpinalHDL/VexRiscv"}], "taxonomy_version": 1}, "description": {"kind": "observed", "observed_at": "2026-08-28T04:07:50.169498+00:00", "source": "github"}, "domain": {"confidence": null, "enriched_at": "2026-08-30T07:24:37.639555+00:00", "kind": "inferred", "prompt_version": 1, "sources": [{"content_hash": "fc5c25d7ef293f05252061c40dbede8703cb130f47150c8480b16d730da6a9d2", "fetched_at": "2026-08-28T04:07:50.169498+00:00", "kind": "readme", "missing": false, "url": "https://github.com/SpinalHDL/VexRiscv"}], "taxonomy_version": 1}, "enriched": {"inputs": [], "kind": "computed", "method": "enrichment_status"}, "function": {"confidence": null, "enriched_at": "2026-08-30T07:24:37.639555+00:00", "kind": "inferred", "prompt_version": 1, "sources": [{"content_hash": "fc5c25d7ef293f05252061c40dbede8703cb130f47150c8480b16d730da6a9d2", "fetched_at": "2026-08-28T04:07:50.169498+00:00", "kind": "readme", "missing": false, "url": "https://github.com/SpinalHDL/VexRiscv"}], "taxonomy_version": 1}, "health_score": {"inputs": ["days_since_push", "days_since_release", "archived"], "kind": "computed", "method": "health_v1"}, "homepage": {"kind": "observed", "observed_at": "2026-08-28T04:07:50.169498+00:00", "source": "github"}, "language": {"kind": "observed", "observed_at": "2026-08-28T04:07:50.169498+00:00", "source": "github"}, "license": {"kind": "observed", "observed_at": "2026-08-28T04:07:50.169498+00:00", "source": "github"}, "license_family": {"inputs": ["license"], "kind": "computed", "method": "license_family"}, "maturity": {"confidence": null, "enriched_at": "2026-08-30T07:24:37.639555+00:00", "kind": "inferred", "prompt_version": 1, "sources": [{"content_hash": "fc5c25d7ef293f05252061c40dbede8703cb130f47150c8480b16d730da6a9d2", "fetched_at": "2026-08-28T04:07:50.169498+00:00", "kind": "readme", "missing": false, "url": "https://github.com/SpinalHDL/VexRiscv"}], "taxonomy_version": 1}, "member_repos": {"kind": "observed", "observed_at": "2026-08-28T04:07:50.169498+00:00", "source": "github"}, "name": {"kind": "observed", "observed_at": "2026-08-28T04:07:50.169498+00:00", "source": "github"}, "platform": {"confidence": null, "enriched_at": "2026-08-30T07:24:37.639555+00:00", "kind": "inferred", "prompt_version": 1, "sources": [{"content_hash": "fc5c25d7ef293f05252061c40dbede8703cb130f47150c8480b16d730da6a9d2", "fetched_at": "2026-08-28T04:07:50.169498+00:00", "kind": "readme", "missing": false, "url": "https://github.com/SpinalHDL/VexRiscv"}], "taxonomy_version": 1}, "pushed_at": {"kind": "observed", "observed_at": "2026-08-28T04:07:50.169498+00:00", "source": "github"}, "repo": {"kind": "observed", "observed_at": "2026-08-28T04:07:50.169498+00:00", "source": "github"}, "stars": {"kind": "observed", "observed_at": "2026-08-28T04:07:50.169498+00:00", "source": "github"}, "tags": {"confidence": null, "enriched_at": "2026-08-30T07:24:37.639555+00:00", "kind": "inferred", "prompt_version": 1, "sources": [{"content_hash": "fc5c25d7ef293f05252061c40dbede8703cb130f47150c8480b16d730da6a9d2", "fetched_at": "2026-08-28T04:07:50.169498+00:00", "kind": "readme", "missing": false, "url": "https://github.com/SpinalHDL/VexRiscv"}], "taxonomy_version": 1}, "topics": {"kind": "observed", "observed_at": "2026-08-28T04:07:50.169498+00:00", "source": "github"}, "urls": {"kind": "observed", "observed_at": "2026-08-28T04:07:50.169498+00:00", "source": "github"}, "use_cases": {"confidence": null, "enriched_at": "2026-08-30T07:24:37.639555+00:00", "kind": "inferred", "prompt_version": 1, "sources": [{"content_hash": "fc5c25d7ef293f05252061c40dbede8703cb130f47150c8480b16d730da6a9d2", "fetched_at": "2026-08-28T04:07:50.169498+00:00", "kind": "readme", "missing": false, "url": "https://github.com/SpinalHDL/VexRiscv"}], "taxonomy_version": 1}, "what_it_is": {"confidence": null, "enriched_at": "2026-08-30T07:24:37.639555+00:00", "kind": "inferred", "prompt_version": 1, "sources": [{"content_hash": "fc5c25d7ef293f05252061c40dbede8703cb130f47150c8480b16d730da6a9d2", "fetched_at": "2026-08-28T04:07:50.169498+00:00", "kind": "readme", "missing": false, "url": "https://github.com/SpinalHDL/VexRiscv"}], "taxonomy_version": 1}, "when_to_avoid": {"confidence": null, "enriched_at": "2026-08-30T07:24:37.639555+00:00", "kind": "inferred", "prompt_version": 1, "sources": [{"content_hash": "fc5c25d7ef293f05252061c40dbede8703cb130f47150c8480b16d730da6a9d2", "fetched_at": "2026-08-28T04:07:50.169498+00:00", "kind": "readme", "missing": false, "url": "https://github.com/SpinalHDL/VexRiscv"}], "taxonomy_version": 1}, "when_to_choose": {"confidence": null, "enriched_at": "2026-08-30T07:24:37.639555+00:00", "kind": "inferred", "prompt_version": 1, "sources": [{"content_hash": "fc5c25d7ef293f05252061c40dbede8703cb130f47150c8480b16d730da6a9d2", "fetched_at": "2026-08-28T04:07:50.169498+00:00", "kind": "readme", "missing": false, "url": "https://github.com/SpinalHDL/VexRiscv"}], "taxonomy_version": 1}}, "score": {"components": {"activity": 67, "longevity": 100, "rhythm": 35}, "computed_at": "2026-09-03T02:20:16.233290+00:00", "flags": ["no_releases"], "formula": "round(0.45*activity + 0.35*rhythm + 0.20*longevity); archived -> min(score, 10)", "inputs": {"age_days": 3465, "days_push": 203, "days_rel": null, "gap_med": null, "n_releases_24m": 0}, "score": 62, "version": 2}, "staleness": {"enrichment_outdated": false, "low_confidence": false, "scrape_days": 9, "stale_scrape": false}}