{"adoption": {"forks": 420, "observed_at": "2026-08-28T04:05:16.309120+00:00", "stars": 1646}, "canonical_url": "https://ross.abutalabs.com/products/verilog-pcie", "card": {"archived": false, "artifact_type": "library", "description": "Verilog PCI express components", "domain": ["hardware", "embedded-systems", "developer-tools"], "enriched": true, "function": ["embedded", "developer-tools", "testing"], "health_score": 20, "homepage": null, "language": "Verilog", "license": "MIT", "license_family": "permissive", "maturity": "active", "member_repos": ["alexforencich/verilog-pcie"], "name": "alexforencich/verilog-pcie", "platform": ["embedded"], "pushed_at": "2024-04-26T17:15:29+00:00", "repo": "alexforencich/verilog-pcie", "stars": 1646, "tags": ["pcie", "verilog", "fpga", "axi", "dma", "cocotb", "xilinx", "intel"], "topics": [], "urls": [], "use_cases": ["implement a PCIe endpoint with DMA on an FPGA", "bridge PCIe BARs to AXI or AXI-Lite in Verilog", "build a custom PCIe accelerator card design", "simulate PCIe TLP traffic with cocotb testbenches", "port the same PCIe core logic across Xilinx and Intel FPGAs", "add MSI interrupt support to an FPGA PCIe design"], "what_it_is": "A collection of Verilog PCI Express components including PCIe-to-AXI/AXI-Lite bridges and a high-performance DMA subsystem for FPGA designs. It supports Xilinx and Intel FPGA families and ships with full cocotb testbenches and example designs for many boards.", "when_to_avoid": ["you need a soft PCIe PHY rather than using vendor hard IP", "your target FPGA family is not Xilinx 7-series/UltraScale or Intel Stratix 10/Agilex", "you want a higher-level driver or host-side software stack"], "when_to_choose": ["you need reusable, FPGA-independent PCIe RTL for Xilinx or Intel devices", "you want a proven DMA subsystem with full cocotb verification", "you need example designs for common boards like Alveo or Stratix 10"]}, "data_as_of": "2026-08-30T08:39:29.467469+00:00", "members": [{"path": "/products/verilog-pcie", "repo": "alexforencich/verilog-pcie", "role": "main", "score": 32}], "provenance": {"archived": {"kind": "observed", "observed_at": "2026-08-28T04:05:16.309120+00:00", "source": "github"}, "artifact_type": {"confidence": null, "enriched_at": "2026-08-30T03:45:22.434356+00:00", "kind": "inferred", "prompt_version": 1, "sources": [{"content_hash": "205e6d824ff4e2ce86d5938a61014a4b664089e6064304e350ce60d329150926", "fetched_at": "2026-08-28T04:05:16.309120+00:00", "kind": "readme", "missing": false, "url": "https://github.com/alexforencich/verilog-pcie"}], "taxonomy_version": 1}, "description": {"kind": "observed", "observed_at": "2026-08-28T04:05:16.309120+00:00", "source": "github"}, "domain": {"confidence": null, "enriched_at": "2026-08-30T03:45:22.434356+00:00", "kind": "inferred", "prompt_version": 1, "sources": [{"content_hash": "205e6d824ff4e2ce86d5938a61014a4b664089e6064304e350ce60d329150926", "fetched_at": "2026-08-28T04:05:16.309120+00:00", "kind": "readme", "missing": false, "url": "https://github.com/alexforencich/verilog-pcie"}], "taxonomy_version": 1}, "enriched": {"inputs": [], "kind": "computed", "method": "enrichment_status"}, "function": {"confidence": null, "enriched_at": "2026-08-30T03:45:22.434356+00:00", "kind": "inferred", "prompt_version": 1, "sources": [{"content_hash": "205e6d824ff4e2ce86d5938a61014a4b664089e6064304e350ce60d329150926", "fetched_at": "2026-08-28T04:05:16.309120+00:00", "kind": "readme", "missing": false, "url": "https://github.com/alexforencich/verilog-pcie"}], "taxonomy_version": 1}, "health_score": {"inputs": ["days_since_push", "days_since_release", "archived"], "kind": "computed", "method": "health_v1"}, "homepage": {"kind": "observed", "observed_at": "2026-08-28T04:05:16.309120+00:00", "source": "github"}, "language": {"kind": "observed", "observed_at": "2026-08-28T04:05:16.309120+00:00", "source": "github"}, "license": {"kind": "observed", "observed_at": "2026-08-28T04:05:16.309120+00:00", "source": "github"}, "license_family": {"inputs": ["license"], "kind": "computed", "method": "license_family"}, "maturity": {"confidence": null, "enriched_at": "2026-08-30T03:45:22.434356+00:00", "kind": "inferred", "prompt_version": 1, "sources": [{"content_hash": "205e6d824ff4e2ce86d5938a61014a4b664089e6064304e350ce60d329150926", "fetched_at": "2026-08-28T04:05:16.309120+00:00", "kind": "readme", "missing": false, "url": "https://github.com/alexforencich/verilog-pcie"}], "taxonomy_version": 1}, "member_repos": {"kind": "observed", "observed_at": "2026-08-28T04:05:16.309120+00:00", "source": "github"}, "name": {"kind": "observed", "observed_at": "2026-08-28T04:05:16.309120+00:00", "source": "github"}, "platform": {"confidence": null, "enriched_at": "2026-08-30T03:45:22.434356+00:00", "kind": "inferred", "prompt_version": 1, "sources": [{"content_hash": "205e6d824ff4e2ce86d5938a61014a4b664089e6064304e350ce60d329150926", "fetched_at": "2026-08-28T04:05:16.309120+00:00", "kind": "readme", "missing": false, "url": "https://github.com/alexforencich/verilog-pcie"}], "taxonomy_version": 1}, "pushed_at": {"kind": "observed", "observed_at": "2026-08-28T04:05:16.309120+00:00", "source": "github"}, "repo": {"kind": "observed", "observed_at": "2026-08-28T04:05:16.309120+00:00", "source": "github"}, "stars": {"kind": "observed", "observed_at": "2026-08-28T04:05:16.309120+00:00", "source": "github"}, "tags": {"confidence": null, "enriched_at": "2026-08-30T03:45:22.434356+00:00", "kind": "inferred", "prompt_version": 1, "sources": [{"content_hash": "205e6d824ff4e2ce86d5938a61014a4b664089e6064304e350ce60d329150926", "fetched_at": "2026-08-28T04:05:16.309120+00:00", "kind": "readme", "missing": false, "url": "https://github.com/alexforencich/verilog-pcie"}], "taxonomy_version": 1}, "topics": {"kind": "observed", "observed_at": "2026-08-28T04:05:16.309120+00:00", "source": "github"}, "urls": {"kind": "observed", "observed_at": "2026-08-28T04:05:16.309120+00:00", "source": "github"}, "use_cases": {"confidence": null, "enriched_at": "2026-08-30T03:45:22.434356+00:00", "kind": "inferred", "prompt_version": 1, "sources": [{"content_hash": "205e6d824ff4e2ce86d5938a61014a4b664089e6064304e350ce60d329150926", "fetched_at": "2026-08-28T04:05:16.309120+00:00", "kind": "readme", "missing": false, "url": "https://github.com/alexforencich/verilog-pcie"}], "taxonomy_version": 1}, "what_it_is": {"confidence": null, "enriched_at": "2026-08-30T03:45:22.434356+00:00", "kind": "inferred", "prompt_version": 1, "sources": [{"content_hash": "205e6d824ff4e2ce86d5938a61014a4b664089e6064304e350ce60d329150926", "fetched_at": "2026-08-28T04:05:16.309120+00:00", "kind": "readme", "missing": false, "url": "https://github.com/alexforencich/verilog-pcie"}], "taxonomy_version": 1}, "when_to_avoid": {"confidence": null, "enriched_at": "2026-08-30T03:45:22.434356+00:00", "kind": "inferred", "prompt_version": 1, "sources": [{"content_hash": "205e6d824ff4e2ce86d5938a61014a4b664089e6064304e350ce60d329150926", "fetched_at": "2026-08-28T04:05:16.309120+00:00", "kind": "readme", "missing": false, "url": "https://github.com/alexforencich/verilog-pcie"}], "taxonomy_version": 1}, "when_to_choose": {"confidence": null, "enriched_at": "2026-08-30T03:45:22.434356+00:00", "kind": "inferred", "prompt_version": 1, "sources": [{"content_hash": "205e6d824ff4e2ce86d5938a61014a4b664089e6064304e350ce60d329150926", "fetched_at": "2026-08-28T04:05:16.309120+00:00", "kind": "readme", "missing": false, "url": "https://github.com/alexforencich/verilog-pcie"}], "taxonomy_version": 1}}, "score": {"components": {"activity": 0, "longevity": 100, "rhythm": 35}, "computed_at": "2026-09-02T17:46:02.011165+00:00", "flags": ["no_releases"], "formula": "round(0.45*activity + 0.35*rhythm + 0.20*longevity); archived -> min(score, 10)", "inputs": {"age_days": 2794, "days_push": 859, "days_rel": null, "gap_med": null, "n_releases_24m": 0}, "score": 32, "version": 2}, "staleness": {"enrichment_outdated": false, "low_confidence": false, "scrape_days": 9, "stale_scrape": false}}