{"adoption": {"forks": 852, "observed_at": "2026-08-28T04:07:41.692577+00:00", "stars": 3074}, "canonical_url": "https://ross.abutalabs.com/products/verilog-ethernet", "card": {"archived": false, "artifact_type": "library", "description": "Verilog Ethernet components for FPGA implementation", "domain": ["hardware", "embedded-systems", "networking", "developer-tools"], "enriched": true, "function": ["networking", "developer-tools", "testing"], "health_score": 25, "homepage": null, "language": "Verilog", "license": "MIT", "license_family": "permissive", "maturity": "maintenance", "member_repos": ["alexforencich/verilog-ethernet"], "name": "alexforencich/verilog-ethernet", "platform": ["embedded"], "pushed_at": "2025-02-27T23:50:33+00:00", "repo": "alexforencich/verilog-ethernet", "stars": 3074, "tags": ["fpga", "ethernet", "verilog", "udp", "ptp", "mac", "phy", "cocotb", "hardware-design", "deprecated"], "topics": [], "urls": [], "use_cases": ["implement a UDP/IP stack on an FPGA", "build a 10G Ethernet MAC in Verilog", "add precise PTP time synchronization to FPGA designs", "process Ethernet frames with 8-bit or 64-bit datapaths", "simulate Ethernet components with cocotb testbenches", "create a UDP echo server on an FPGA dev board"], "what_it_is": "A collection of Verilog Ethernet components for FPGA implementation, covering gigabit, 10G, and 25G packet processing with MAC, PCS/PMA PHY, IP/UDP/ARP stack modules, and PTP time synchronization components. It includes full cocotb testbenches and example designs for many FPGA development boards.", "when_to_avoid": ["you are starting a new project - the repo is deprecated in favor of fpganinja/taxi", "you need commercial support or ongoing maintenance", "you need Ethernet components in VHDL or for non-FPGA targets"], "when_to_choose": ["you need reusable Verilog modules for Ethernet, IP, UDP, ARP, or PTP on FPGAs", "you want tested components with cocotb testbenches and board-level example designs", "you need gigabit to 25G Ethernet support with MIT licensing"]}, "data_as_of": "2026-08-30T08:39:29.467469+00:00", "members": [{"path": "/products/verilog-ethernet", "repo": "alexforencich/verilog-ethernet", "role": "main", "score": 36}], "provenance": {"archived": {"kind": "observed", "observed_at": "2026-08-28T04:07:41.692577+00:00", "source": "github"}, "artifact_type": {"confidence": null, "enriched_at": "2026-08-30T07:27:56.250019+00:00", "kind": "inferred", "prompt_version": 1, "sources": [{"content_hash": "9fa758955e99a05d4089e611a6b67a86440a616f5362b887855b446df0a91cc8", "fetched_at": "2026-08-28T04:07:41.692577+00:00", "kind": "readme", "missing": false, "url": "https://github.com/alexforencich/verilog-ethernet"}], "taxonomy_version": 1}, "description": {"kind": "observed", "observed_at": "2026-08-28T04:07:41.692577+00:00", "source": "github"}, "domain": {"confidence": null, "enriched_at": "2026-08-30T07:27:56.250019+00:00", "kind": "inferred", "prompt_version": 1, "sources": [{"content_hash": "9fa758955e99a05d4089e611a6b67a86440a616f5362b887855b446df0a91cc8", "fetched_at": "2026-08-28T04:07:41.692577+00:00", "kind": "readme", "missing": false, "url": "https://github.com/alexforencich/verilog-ethernet"}], "taxonomy_version": 1}, "enriched": {"inputs": [], "kind": "computed", "method": "enrichment_status"}, "function": {"confidence": null, "enriched_at": "2026-08-30T07:27:56.250019+00:00", "kind": "inferred", "prompt_version": 1, "sources": [{"content_hash": "9fa758955e99a05d4089e611a6b67a86440a616f5362b887855b446df0a91cc8", "fetched_at": "2026-08-28T04:07:41.692577+00:00", "kind": "readme", "missing": false, "url": "https://github.com/alexforencich/verilog-ethernet"}], "taxonomy_version": 1}, "health_score": {"inputs": ["days_since_push", "days_since_release", "archived"], "kind": "computed", "method": "health_v1"}, "homepage": {"kind": "observed", "observed_at": "2026-08-28T04:07:41.692577+00:00", "source": "github"}, "language": {"kind": "observed", "observed_at": "2026-08-28T04:07:41.692577+00:00", "source": "github"}, "license": {"kind": "observed", "observed_at": "2026-08-28T04:07:41.692577+00:00", "source": "github"}, "license_family": {"inputs": ["license"], "kind": "computed", "method": "license_family"}, "maturity": {"confidence": null, "enriched_at": "2026-08-30T07:27:56.250019+00:00", "kind": "inferred", "prompt_version": 1, "sources": [{"content_hash": "9fa758955e99a05d4089e611a6b67a86440a616f5362b887855b446df0a91cc8", "fetched_at": "2026-08-28T04:07:41.692577+00:00", "kind": "readme", "missing": false, "url": "https://github.com/alexforencich/verilog-ethernet"}], "taxonomy_version": 1}, "member_repos": {"kind": "observed", "observed_at": "2026-08-28T04:07:41.692577+00:00", "source": "github"}, "name": {"kind": "observed", "observed_at": "2026-08-28T04:07:41.692577+00:00", "source": "github"}, "platform": {"confidence": null, "enriched_at": "2026-08-30T07:27:56.250019+00:00", "kind": "inferred", "prompt_version": 1, "sources": [{"content_hash": "9fa758955e99a05d4089e611a6b67a86440a616f5362b887855b446df0a91cc8", "fetched_at": "2026-08-28T04:07:41.692577+00:00", "kind": "readme", "missing": false, "url": "https://github.com/alexforencich/verilog-ethernet"}], "taxonomy_version": 1}, "pushed_at": {"kind": "observed", "observed_at": "2026-08-28T04:07:41.692577+00:00", "source": "github"}, "repo": {"kind": "observed", "observed_at": "2026-08-28T04:07:41.692577+00:00", "source": "github"}, "stars": {"kind": "observed", "observed_at": "2026-08-28T04:07:41.692577+00:00", "source": "github"}, "tags": {"confidence": null, "enriched_at": "2026-08-30T07:27:56.250019+00:00", "kind": "inferred", "prompt_version": 1, "sources": [{"content_hash": "9fa758955e99a05d4089e611a6b67a86440a616f5362b887855b446df0a91cc8", "fetched_at": "2026-08-28T04:07:41.692577+00:00", "kind": "readme", "missing": false, "url": "https://github.com/alexforencich/verilog-ethernet"}], "taxonomy_version": 1}, "topics": {"kind": "observed", "observed_at": "2026-08-28T04:07:41.692577+00:00", "source": "github"}, "urls": {"kind": "observed", "observed_at": "2026-08-28T04:07:41.692577+00:00", "source": "github"}, "use_cases": {"confidence": null, "enriched_at": "2026-08-30T07:27:56.250019+00:00", "kind": "inferred", "prompt_version": 1, "sources": [{"content_hash": "9fa758955e99a05d4089e611a6b67a86440a616f5362b887855b446df0a91cc8", "fetched_at": "2026-08-28T04:07:41.692577+00:00", "kind": "readme", "missing": false, "url": "https://github.com/alexforencich/verilog-ethernet"}], "taxonomy_version": 1}, "what_it_is": {"confidence": null, "enriched_at": "2026-08-30T07:27:56.250019+00:00", "kind": "inferred", "prompt_version": 1, "sources": [{"content_hash": "9fa758955e99a05d4089e611a6b67a86440a616f5362b887855b446df0a91cc8", "fetched_at": "2026-08-28T04:07:41.692577+00:00", "kind": "readme", "missing": false, "url": "https://github.com/alexforencich/verilog-ethernet"}], "taxonomy_version": 1}, "when_to_avoid": {"confidence": null, "enriched_at": "2026-08-30T07:27:56.250019+00:00", "kind": "inferred", "prompt_version": 1, "sources": [{"content_hash": "9fa758955e99a05d4089e611a6b67a86440a616f5362b887855b446df0a91cc8", "fetched_at": "2026-08-28T04:07:41.692577+00:00", "kind": "readme", "missing": false, "url": "https://github.com/alexforencich/verilog-ethernet"}], "taxonomy_version": 1}, "when_to_choose": {"confidence": null, "enriched_at": "2026-08-30T07:27:56.250019+00:00", "kind": "inferred", "prompt_version": 1, "sources": [{"content_hash": "9fa758955e99a05d4089e611a6b67a86440a616f5362b887855b446df0a91cc8", "fetched_at": "2026-08-28T04:07:41.692577+00:00", "kind": "readme", "missing": false, "url": "https://github.com/alexforencich/verilog-ethernet"}], "taxonomy_version": 1}}, "score": {"components": {"activity": 8, "longevity": 100, "rhythm": 35}, "computed_at": "2026-09-03T02:20:16.233290+00:00", "flags": ["no_releases"], "formula": "round(0.45*activity + 0.35*rhythm + 0.20*longevity); archived -> min(score, 10)", "inputs": {"age_days": 4305, "days_push": 552, "days_rel": null, "gap_med": null, "n_releases_24m": 0}, "score": 36, "version": 2}, "staleness": {"enrichment_outdated": false, "low_confidence": false, "scrape_days": 9, "stale_scrape": false}}