{"adoption": {"forks": 538, "observed_at": "2026-08-28T04:06:16.481250+00:00", "stars": 2120}, "canonical_url": "https://ross.abutalabs.com/products/verilog-axi", "card": {"archived": false, "artifact_type": "library", "description": "Verilog AXI components for FPGA implementation", "domain": ["embedded-systems", "hardware", "developer-tools"], "enriched": true, "function": ["developer-tools"], "health_score": 25, "homepage": null, "language": "Verilog", "license": "MIT", "license_family": "permissive", "maturity": "maintenance", "member_repos": ["alexforencich/verilog-axi"], "name": "alexforencich/verilog-axi", "platform": ["embedded"], "pushed_at": "2025-02-27T23:57:56+00:00", "repo": "alexforencich/verilog-axi", "stars": 2120, "tags": ["verilog", "fpga", "axi", "axi4", "axi-lite", "cocotb", "rtl", "hardware-design", "interconnect", "deprecated"], "topics": [], "urls": [], "use_cases": ["implement AXI4 interconnect in an FPGA design", "convert AXI to AXI4-Lite in Verilog", "add a DMA engine to my FPGA project", "find parametrizable AXI crossbar RTL modules", "verify AXI components with cocotb testbenches", "adapt AXI bus widths in hardware design"], "what_it_is": "A collection of parametrizable Verilog components implementing AXI4 and AXI4-Lite bus functionality for FPGA designs, including adapters, crossbars, and DMA engines. It includes full cocotb testbenches, but the repository is deprecated in favor of the fpganinja/taxi project.", "when_to_avoid": ["you are starting a new project - use the successor fpganinja/taxi instead", "you need commercial support or ongoing bug fixes", "you need AXI components for non-FPGA or non-Verilog workflows"], "when_to_choose": ["you need proven, tested AXI4/AXI4-Lite RTL components for an FPGA project", "you want fully parametrizable interface widths and cocotb-based verification", "you are maintaining an existing design already built on these modules"]}, "data_as_of": "2026-08-30T08:39:29.467469+00:00", "members": [{"path": "/products/verilog-axi", "repo": "alexforencich/verilog-axi", "role": "main", "score": 36}], "provenance": {"archived": {"kind": "observed", "observed_at": "2026-08-28T04:06:16.481250+00:00", "source": "github"}, "artifact_type": {"confidence": null, "enriched_at": "2026-08-30T02:52:53.577235+00:00", "kind": "inferred", "prompt_version": 1, "sources": [{"content_hash": "6056f706e26879a34a49402e3e6425e1d47f547cc35001a2306c54fa8f2ece8d", "fetched_at": "2026-08-28T04:06:16.481250+00:00", "kind": "readme", "missing": false, "url": "https://github.com/alexforencich/verilog-axi"}], "taxonomy_version": 1}, "description": {"kind": "observed", "observed_at": "2026-08-28T04:06:16.481250+00:00", "source": "github"}, "domain": {"confidence": null, "enriched_at": "2026-08-30T02:52:53.577235+00:00", "kind": "inferred", "prompt_version": 1, "sources": [{"content_hash": "6056f706e26879a34a49402e3e6425e1d47f547cc35001a2306c54fa8f2ece8d", "fetched_at": "2026-08-28T04:06:16.481250+00:00", "kind": "readme", "missing": false, "url": "https://github.com/alexforencich/verilog-axi"}], "taxonomy_version": 1}, "enriched": {"inputs": [], "kind": "computed", "method": "enrichment_status"}, "function": {"confidence": null, "enriched_at": "2026-08-30T02:52:53.577235+00:00", "kind": "inferred", "prompt_version": 1, "sources": [{"content_hash": "6056f706e26879a34a49402e3e6425e1d47f547cc35001a2306c54fa8f2ece8d", "fetched_at": "2026-08-28T04:06:16.481250+00:00", "kind": "readme", "missing": false, "url": "https://github.com/alexforencich/verilog-axi"}], "taxonomy_version": 1}, "health_score": {"inputs": ["days_since_push", "days_since_release", "archived"], "kind": "computed", "method": "health_v1"}, "homepage": {"kind": "observed", "observed_at": "2026-08-28T04:06:16.481250+00:00", "source": "github"}, "language": {"kind": "observed", "observed_at": "2026-08-28T04:06:16.481250+00:00", "source": "github"}, "license": {"kind": "observed", "observed_at": "2026-08-28T04:06:16.481250+00:00", "source": "github"}, "license_family": {"inputs": ["license"], "kind": "computed", "method": "license_family"}, "maturity": {"confidence": null, "enriched_at": "2026-08-30T02:52:53.577235+00:00", "kind": "inferred", "prompt_version": 1, "sources": [{"content_hash": "6056f706e26879a34a49402e3e6425e1d47f547cc35001a2306c54fa8f2ece8d", "fetched_at": "2026-08-28T04:06:16.481250+00:00", "kind": "readme", "missing": false, "url": "https://github.com/alexforencich/verilog-axi"}], "taxonomy_version": 1}, "member_repos": {"kind": "observed", "observed_at": "2026-08-28T04:06:16.481250+00:00", "source": "github"}, "name": {"kind": "observed", "observed_at": "2026-08-28T04:06:16.481250+00:00", "source": "github"}, "platform": {"confidence": null, "enriched_at": "2026-08-30T02:52:53.577235+00:00", "kind": "inferred", "prompt_version": 1, "sources": [{"content_hash": "6056f706e26879a34a49402e3e6425e1d47f547cc35001a2306c54fa8f2ece8d", "fetched_at": "2026-08-28T04:06:16.481250+00:00", "kind": "readme", "missing": false, "url": "https://github.com/alexforencich/verilog-axi"}], "taxonomy_version": 1}, "pushed_at": {"kind": "observed", "observed_at": "2026-08-28T04:06:16.481250+00:00", "source": "github"}, "repo": {"kind": "observed", "observed_at": "2026-08-28T04:06:16.481250+00:00", "source": "github"}, "stars": {"kind": "observed", "observed_at": "2026-08-28T04:06:16.481250+00:00", "source": "github"}, "tags": {"confidence": null, "enriched_at": "2026-08-30T02:52:53.577235+00:00", "kind": "inferred", "prompt_version": 1, "sources": [{"content_hash": "6056f706e26879a34a49402e3e6425e1d47f547cc35001a2306c54fa8f2ece8d", "fetched_at": "2026-08-28T04:06:16.481250+00:00", "kind": "readme", "missing": false, "url": "https://github.com/alexforencich/verilog-axi"}], "taxonomy_version": 1}, "topics": {"kind": "observed", "observed_at": "2026-08-28T04:06:16.481250+00:00", "source": "github"}, "urls": {"kind": "observed", "observed_at": "2026-08-28T04:06:16.481250+00:00", "source": "github"}, "use_cases": {"confidence": null, "enriched_at": "2026-08-30T02:52:53.577235+00:00", "kind": "inferred", "prompt_version": 1, "sources": [{"content_hash": "6056f706e26879a34a49402e3e6425e1d47f547cc35001a2306c54fa8f2ece8d", "fetched_at": "2026-08-28T04:06:16.481250+00:00", "kind": "readme", "missing": false, "url": "https://github.com/alexforencich/verilog-axi"}], "taxonomy_version": 1}, "what_it_is": {"confidence": null, "enriched_at": "2026-08-30T02:52:53.577235+00:00", "kind": "inferred", "prompt_version": 1, "sources": [{"content_hash": "6056f706e26879a34a49402e3e6425e1d47f547cc35001a2306c54fa8f2ece8d", "fetched_at": "2026-08-28T04:06:16.481250+00:00", "kind": "readme", "missing": false, "url": "https://github.com/alexforencich/verilog-axi"}], "taxonomy_version": 1}, "when_to_avoid": {"confidence": null, "enriched_at": "2026-08-30T02:52:53.577235+00:00", "kind": "inferred", "prompt_version": 1, "sources": [{"content_hash": "6056f706e26879a34a49402e3e6425e1d47f547cc35001a2306c54fa8f2ece8d", "fetched_at": "2026-08-28T04:06:16.481250+00:00", "kind": "readme", "missing": false, "url": "https://github.com/alexforencich/verilog-axi"}], "taxonomy_version": 1}, "when_to_choose": {"confidence": null, "enriched_at": "2026-08-30T02:52:53.577235+00:00", "kind": "inferred", "prompt_version": 1, "sources": [{"content_hash": "6056f706e26879a34a49402e3e6425e1d47f547cc35001a2306c54fa8f2ece8d", "fetched_at": "2026-08-28T04:06:16.481250+00:00", "kind": "readme", "missing": false, "url": "https://github.com/alexforencich/verilog-axi"}], "taxonomy_version": 1}}, "score": {"components": {"activity": 8, "longevity": 100, "rhythm": 35}, "computed_at": "2026-09-03T02:20:16.233290+00:00", "flags": ["no_releases"], "formula": "round(0.45*activity + 0.35*rhythm + 0.20*longevity); archived -> min(score, 10)", "inputs": {"age_days": 2957, "days_push": 552, "days_rel": null, "gap_med": null, "n_releases_24m": 0}, "score": 36, "version": 2}, "staleness": {"enrichment_outdated": false, "low_confidence": false, "scrape_days": 9, "stale_scrape": false}}