{"adoption": {"forks": 295, "observed_at": "2026-08-28T04:05:34.015448+00:00", "stars": 1770}, "canonical_url": "https://ross.abutalabs.com/products/riscv", "card": {"archived": false, "artifact_type": "library", "description": "RISC-V CPU Core (RV32IM)", "domain": ["hardware", "developer-tools"], "enriched": true, "function": ["simulation", "embedded"], "health_score": 20, "homepage": null, "language": "Verilog", "license": "BSD-3-Clause", "license_family": "permissive", "maturity": "stable", "member_repos": ["ultraembedded/riscv"], "name": "ultraembedded/riscv", "platform": ["cross-platform"], "pushed_at": "2021-09-18T17:52:55+00:00", "repo": "ultraembedded/riscv", "stars": 1770, "tags": ["risc-v", "cpu-core", "verilog", "rv32im", "instruction-set-simulator", "asic", "synthesizable", "pipeline-processor", "processors", "fpga", "verilator"], "topics": ["risc-v", "cpu", "verilog", "fpga", "verilator", "rv32im", "rv32i", "riscv-linux", "pipeline-processor", "asic", "verification"], "urls": [], "use_cases": ["implement a RISC-V CPU on an FPGA", "simulate RV32IM instruction execution for verification", "boot Linux on a custom soft CPU core", "integrate a configurable pipelined processor into an SoC design", "verify a RISC-V core against a golden ISA model with co-simulation", "learn how a pipelined RISC-V processor is implemented in Verilog"], "what_it_is": "A 32-bit RISC-V CPU core (RV32IMZicsr) written in synthesizable Verilog 2001, accompanied by an instruction set simulator. It supports user/supervisor/machine privilege levels, basic MMU capable of booting Linux, caches, and AXI or tightly-coupled memory interfaces, and has been verified via co-simulation against a C++ ISA model.", "when_to_avoid": ["you need higher performance with branch prediction and dual-issue (use biriscv instead)", "you need RV64 or the atomic (A) extension in hardware", "you want a software-only emulator rather than a hardware core", "you need a fully verified, production-grade commercial CPU core"], "when_to_choose": ["you need a synthesizable, FPGA-friendly RV32IM core with configurable pipeline and cache options", "you want to boot Linux on a soft core with basic MMU support", "you need a Verilog CPU core verified against a reference ISA simulator", "you want a simple, well-documented RISC-V core for ASIC or FPGA prototyping"]}, "data_as_of": "2026-08-30T08:39:29.467469+00:00", "members": [{"path": "/products/riscv", "repo": "ultraembedded/riscv", "role": "main", "score": 32}], "provenance": {"archived": {"kind": "observed", "observed_at": "2026-08-28T04:05:34.015448+00:00", "source": "github"}, "artifact_type": {"confidence": null, "enriched_at": "2026-08-30T03:26:04.601640+00:00", "kind": "inferred", "prompt_version": 1, "sources": [{"content_hash": "f84b5ea13a78c04745efe8dc09fc69ea97c6ee5eda2cc93f975153fcafffe47b", "fetched_at": "2026-08-28T04:05:34.015448+00:00", "kind": "readme", "missing": false, "url": "https://github.com/ultraembedded/riscv"}], "taxonomy_version": 1}, "description": {"kind": "observed", "observed_at": "2026-08-28T04:05:34.015448+00:00", "source": "github"}, "domain": {"confidence": null, "enriched_at": "2026-08-30T03:26:04.601640+00:00", "kind": "inferred", "prompt_version": 1, "sources": [{"content_hash": "f84b5ea13a78c04745efe8dc09fc69ea97c6ee5eda2cc93f975153fcafffe47b", "fetched_at": "2026-08-28T04:05:34.015448+00:00", "kind": "readme", "missing": false, "url": "https://github.com/ultraembedded/riscv"}], "taxonomy_version": 1}, "enriched": {"inputs": [], "kind": "computed", "method": "enrichment_status"}, "function": {"confidence": null, "enriched_at": "2026-08-30T03:26:04.601640+00:00", "kind": "inferred", "prompt_version": 1, "sources": [{"content_hash": "f84b5ea13a78c04745efe8dc09fc69ea97c6ee5eda2cc93f975153fcafffe47b", "fetched_at": "2026-08-28T04:05:34.015448+00:00", "kind": "readme", "missing": false, "url": "https://github.com/ultraembedded/riscv"}], "taxonomy_version": 1}, "health_score": {"inputs": ["days_since_push", "days_since_release", "archived"], "kind": "computed", "method": "health_v1"}, "homepage": {"kind": "observed", "observed_at": "2026-08-28T04:05:34.015448+00:00", "source": "github"}, "language": {"kind": "observed", "observed_at": "2026-08-28T04:05:34.015448+00:00", "source": "github"}, "license": {"kind": "observed", "observed_at": "2026-08-28T04:05:34.015448+00:00", "source": "github"}, "license_family": {"inputs": ["license"], "kind": "computed", "method": "license_family"}, "maturity": {"confidence": null, "enriched_at": "2026-08-30T03:26:04.601640+00:00", "kind": "inferred", "prompt_version": 1, "sources": [{"content_hash": "f84b5ea13a78c04745efe8dc09fc69ea97c6ee5eda2cc93f975153fcafffe47b", "fetched_at": "2026-08-28T04:05:34.015448+00:00", "kind": "readme", "missing": false, "url": "https://github.com/ultraembedded/riscv"}], "taxonomy_version": 1}, "member_repos": {"kind": "observed", "observed_at": "2026-08-28T04:05:34.015448+00:00", "source": "github"}, "name": {"kind": "observed", "observed_at": "2026-08-28T04:05:34.015448+00:00", "source": "github"}, "platform": {"confidence": null, "enriched_at": "2026-08-30T03:26:04.601640+00:00", "kind": "inferred", "prompt_version": 1, "sources": [{"content_hash": "f84b5ea13a78c04745efe8dc09fc69ea97c6ee5eda2cc93f975153fcafffe47b", "fetched_at": "2026-08-28T04:05:34.015448+00:00", "kind": "readme", "missing": false, "url": "https://github.com/ultraembedded/riscv"}], "taxonomy_version": 1}, "pushed_at": {"kind": "observed", "observed_at": "2026-08-28T04:05:34.015448+00:00", "source": "github"}, "repo": {"kind": "observed", "observed_at": "2026-08-28T04:05:34.015448+00:00", "source": "github"}, "stars": {"kind": "observed", "observed_at": "2026-08-28T04:05:34.015448+00:00", "source": "github"}, "tags": {"confidence": null, "enriched_at": "2026-08-30T03:26:04.601640+00:00", "kind": "inferred", "prompt_version": 1, "sources": [{"content_hash": "f84b5ea13a78c04745efe8dc09fc69ea97c6ee5eda2cc93f975153fcafffe47b", "fetched_at": "2026-08-28T04:05:34.015448+00:00", "kind": "readme", "missing": false, "url": "https://github.com/ultraembedded/riscv"}], "taxonomy_version": 1}, "topics": {"kind": "observed", "observed_at": "2026-08-28T04:05:34.015448+00:00", "source": "github"}, "urls": {"kind": "observed", "observed_at": "2026-08-28T04:05:34.015448+00:00", "source": "github"}, "use_cases": {"confidence": null, "enriched_at": "2026-08-30T03:26:04.601640+00:00", "kind": "inferred", "prompt_version": 1, "sources": [{"content_hash": "f84b5ea13a78c04745efe8dc09fc69ea97c6ee5eda2cc93f975153fcafffe47b", "fetched_at": "2026-08-28T04:05:34.015448+00:00", "kind": "readme", "missing": false, "url": "https://github.com/ultraembedded/riscv"}], "taxonomy_version": 1}, "what_it_is": {"confidence": null, "enriched_at": "2026-08-30T03:26:04.601640+00:00", "kind": "inferred", "prompt_version": 1, "sources": [{"content_hash": "f84b5ea13a78c04745efe8dc09fc69ea97c6ee5eda2cc93f975153fcafffe47b", "fetched_at": "2026-08-28T04:05:34.015448+00:00", "kind": "readme", "missing": false, "url": "https://github.com/ultraembedded/riscv"}], "taxonomy_version": 1}, "when_to_avoid": {"confidence": null, "enriched_at": "2026-08-30T03:26:04.601640+00:00", "kind": "inferred", "prompt_version": 1, "sources": [{"content_hash": "f84b5ea13a78c04745efe8dc09fc69ea97c6ee5eda2cc93f975153fcafffe47b", "fetched_at": "2026-08-28T04:05:34.015448+00:00", "kind": "readme", "missing": false, "url": "https://github.com/ultraembedded/riscv"}], "taxonomy_version": 1}, "when_to_choose": {"confidence": null, "enriched_at": "2026-08-30T03:26:04.601640+00:00", "kind": "inferred", "prompt_version": 1, "sources": [{"content_hash": "f84b5ea13a78c04745efe8dc09fc69ea97c6ee5eda2cc93f975153fcafffe47b", "fetched_at": "2026-08-28T04:05:34.015448+00:00", "kind": "readme", "missing": false, "url": "https://github.com/ultraembedded/riscv"}], "taxonomy_version": 1}}, "score": {"components": {"activity": 0, "longevity": 100, "rhythm": 35}, "computed_at": "2026-09-03T02:20:16.233290+00:00", "flags": ["no_releases"], "formula": "round(0.45*activity + 0.35*rhythm + 0.20*longevity); archived -> min(score, 10)", "inputs": {"age_days": 4385, "days_push": 1810, "days_rel": null, "gap_med": null, "n_releases_24m": 0}, "score": 32, "version": 2}, "staleness": {"enrichment_outdated": false, "low_confidence": false, "scrape_days": 9, "stale_scrape": false}}