{"adoption": {"forks": 394, "observed_at": "2026-08-28T04:04:28.093738+00:00", "stars": 1350}, "canonical_url": "https://ross.abutalabs.com/products/riscv-dv", "card": {"archived": false, "artifact_type": "library", "description": "Random instruction generator for RISC-V processor verification", "domain": ["hardware", "testing", "simulation", "developer-tools"], "enriched": true, "function": ["testing", "fuzzing", "simulation", "data-generation"], "health_score": 65, "homepage": null, "language": "Python", "license": "Apache-2.0", "license_family": "permissive", "maturity": "active", "member_repos": ["chipsalliance/riscv-dv"], "name": "chipsalliance/riscv-dv", "platform": ["python", "cli"], "pushed_at": "2026-04-03T15:17:27+00:00", "repo": "chipsalliance/riscv-dv", "stars": 1350, "tags": ["risc-v", "processor-verification", "instruction-generator", "systemverilog", "uvm", "cosimulation", "chip-design", "linux"], "topics": [], "urls": [], "use_cases": ["generate random instruction streams to verify a RISC-V CPU core", "stress test RISC-V MMU and page table handling", "co-simulate RTL against spike or other instruction set simulators", "build coverage-driven verification test suites for RV32IMAFDC and RV64IMAFDC", "test trap, interrupt, and exception handling in a RISC-V processor", "generate randomized privileged CSR and debug mode tests"], "what_it_is": "RISCV-DV is a SystemVerilog/UVM-based random instruction sequence generator for verifying RISC-V processor designs. It produces randomized assembly test programs covering RV32/RV64 instruction sets, privileged modes, exceptions, and debug scenarios, with co-simulation against instruction set simulators.", "when_to_avoid": ["you need a RISC-V simulator or emulator rather than a verification test generator", "you have no SystemVerilog/UVM RTL simulator available", "you want formal verification rather than simulation-based testing"], "when_to_choose": ["you are verifying a RISC-V processor RTL design and need randomized test programs", "you have access to a commercial SystemVerilog/UVM simulator like VCS, Questa, or Xcelium", "you need coverage-driven instruction generation with ISS co-simulation"]}, "data_as_of": "2026-08-30T08:39:29.467469+00:00", "members": [{"path": "/products/riscv-dv", "repo": "chipsalliance/riscv-dv", "role": "main", "score": 66}], "provenance": {"archived": {"kind": "observed", "observed_at": "2026-08-28T04:04:28.093738+00:00", "source": "github"}, "artifact_type": {"confidence": null, "enriched_at": "2026-08-30T04:42:16.151733+00:00", "kind": "inferred", "prompt_version": 1, "sources": [{"content_hash": "1caacd55b6df4ceb62969c0da616a7b835735526f8527333f97e0cc774e5b7fe", "fetched_at": "2026-08-28T04:04:28.093738+00:00", "kind": "readme", "missing": false, "url": "https://github.com/chipsalliance/riscv-dv"}], "taxonomy_version": 1}, "description": {"kind": "observed", "observed_at": "2026-08-28T04:04:28.093738+00:00", "source": "github"}, "domain": {"confidence": null, "enriched_at": "2026-08-30T04:42:16.151733+00:00", "kind": "inferred", "prompt_version": 1, "sources": [{"content_hash": "1caacd55b6df4ceb62969c0da616a7b835735526f8527333f97e0cc774e5b7fe", "fetched_at": "2026-08-28T04:04:28.093738+00:00", "kind": "readme", "missing": false, "url": "https://github.com/chipsalliance/riscv-dv"}], "taxonomy_version": 1}, "enriched": {"inputs": [], "kind": "computed", "method": "enrichment_status"}, "function": {"confidence": null, "enriched_at": "2026-08-30T04:42:16.151733+00:00", "kind": "inferred", "prompt_version": 1, "sources": [{"content_hash": "1caacd55b6df4ceb62969c0da616a7b835735526f8527333f97e0cc774e5b7fe", "fetched_at": "2026-08-28T04:04:28.093738+00:00", "kind": "readme", "missing": false, "url": "https://github.com/chipsalliance/riscv-dv"}], "taxonomy_version": 1}, "health_score": {"inputs": ["days_since_push", "days_since_release", "archived"], "kind": "computed", "method": "health_v1"}, "homepage": {"kind": "observed", "observed_at": "2026-08-28T04:04:28.093738+00:00", "source": "github"}, "language": {"kind": "observed", "observed_at": "2026-08-28T04:04:28.093738+00:00", "source": "github"}, "license": {"kind": "observed", "observed_at": "2026-08-28T04:04:28.093738+00:00", "source": "github"}, "license_family": {"inputs": ["license"], "kind": "computed", "method": "license_family"}, "maturity": {"confidence": null, "enriched_at": "2026-08-30T04:42:16.151733+00:00", "kind": "inferred", "prompt_version": 1, "sources": [{"content_hash": "1caacd55b6df4ceb62969c0da616a7b835735526f8527333f97e0cc774e5b7fe", "fetched_at": "2026-08-28T04:04:28.093738+00:00", "kind": "readme", "missing": false, "url": "https://github.com/chipsalliance/riscv-dv"}], "taxonomy_version": 1}, "member_repos": {"kind": "observed", "observed_at": "2026-08-28T04:04:28.093738+00:00", "source": "github"}, "name": {"kind": "observed", "observed_at": "2026-08-28T04:04:28.093738+00:00", "source": "github"}, "platform": {"confidence": null, "enriched_at": "2026-08-30T04:42:16.151733+00:00", "kind": "inferred", "prompt_version": 1, "sources": [{"content_hash": "1caacd55b6df4ceb62969c0da616a7b835735526f8527333f97e0cc774e5b7fe", "fetched_at": "2026-08-28T04:04:28.093738+00:00", "kind": "readme", "missing": false, "url": "https://github.com/chipsalliance/riscv-dv"}], "taxonomy_version": 1}, "pushed_at": {"kind": "observed", "observed_at": "2026-08-28T04:04:28.093738+00:00", "source": "github"}, "repo": {"kind": "observed", "observed_at": "2026-08-28T04:04:28.093738+00:00", "source": "github"}, "stars": {"kind": "observed", "observed_at": "2026-08-28T04:04:28.093738+00:00", "source": "github"}, "tags": {"confidence": null, "enriched_at": "2026-08-30T04:42:16.151733+00:00", "kind": "inferred", "prompt_version": 1, "sources": [{"content_hash": "1caacd55b6df4ceb62969c0da616a7b835735526f8527333f97e0cc774e5b7fe", "fetched_at": "2026-08-28T04:04:28.093738+00:00", "kind": "readme", "missing": false, "url": "https://github.com/chipsalliance/riscv-dv"}], "taxonomy_version": 1}, "topics": {"kind": "observed", "observed_at": "2026-08-28T04:04:28.093738+00:00", "source": "github"}, "urls": {"kind": "observed", "observed_at": "2026-08-28T04:04:28.093738+00:00", "source": "github"}, "use_cases": {"confidence": null, "enriched_at": "2026-08-30T04:42:16.151733+00:00", "kind": "inferred", "prompt_version": 1, "sources": [{"content_hash": "1caacd55b6df4ceb62969c0da616a7b835735526f8527333f97e0cc774e5b7fe", "fetched_at": "2026-08-28T04:04:28.093738+00:00", "kind": "readme", "missing": false, "url": "https://github.com/chipsalliance/riscv-dv"}], "taxonomy_version": 1}, "what_it_is": {"confidence": null, "enriched_at": "2026-08-30T04:42:16.151733+00:00", "kind": "inferred", "prompt_version": 1, "sources": [{"content_hash": "1caacd55b6df4ceb62969c0da616a7b835735526f8527333f97e0cc774e5b7fe", "fetched_at": "2026-08-28T04:04:28.093738+00:00", "kind": "readme", "missing": false, "url": "https://github.com/chipsalliance/riscv-dv"}], "taxonomy_version": 1}, "when_to_avoid": {"confidence": null, "enriched_at": "2026-08-30T04:42:16.151733+00:00", "kind": "inferred", "prompt_version": 1, "sources": [{"content_hash": "1caacd55b6df4ceb62969c0da616a7b835735526f8527333f97e0cc774e5b7fe", "fetched_at": "2026-08-28T04:04:28.093738+00:00", "kind": "readme", "missing": false, "url": "https://github.com/chipsalliance/riscv-dv"}], "taxonomy_version": 1}, "when_to_choose": {"confidence": null, "enriched_at": "2026-08-30T04:42:16.151733+00:00", "kind": "inferred", "prompt_version": 1, "sources": [{"content_hash": "1caacd55b6df4ceb62969c0da616a7b835735526f8527333f97e0cc774e5b7fe", "fetched_at": "2026-08-28T04:04:28.093738+00:00", "kind": "readme", "missing": false, "url": "https://github.com/chipsalliance/riscv-dv"}], "taxonomy_version": 1}}, "score": {"components": {"activity": 75, "longevity": 100, "rhythm": 35}, "computed_at": "2026-09-02T17:46:02.011165+00:00", "flags": ["no_releases"], "formula": "round(0.45*activity + 0.35*rhythm + 0.20*longevity); archived -> min(score, 10)", "inputs": {"age_days": 2779, "days_push": 152, "days_rel": null, "gap_med": null, "n_releases_24m": 0}, "score": 66, "version": 2}, "staleness": {"enrichment_outdated": false, "low_confidence": false, "scrape_days": 9, "stale_scrape": false}}