{"adoption": {"forks": 205, "observed_at": "2026-09-03T02:15:14.551670+00:00", "stars": 1142}, "canonical_url": "https://ross.abutalabs.com/products/openfpga", "card": {"archived": false, "artifact_type": "framework", "description": "An Open-source FPGA IP Generator", "domain": ["hardware"], "enriched": true, "function": ["compiler", "simulation", "developer-tools"], "health_score": 80, "homepage": "https://openfpga.readthedocs.io/en/master/", "language": "Verilog", "license": "MIT", "license_family": "permissive", "maturity": "active", "member_repos": ["lnis-uofu/OpenFPGA"], "name": "lnis-uofu/OpenFPGA", "platform": ["cli"], "pushed_at": "2026-09-02T18:22:27+00:00", "repo": "lnis-uofu/OpenFPGA", "stars": 1142, "tags": ["fpga-ip-generator", "verilog", "bitstream-generation", "eda-tools", "chip-design", "silicon-proven", "fpga-architecture", "code-generation", "eda", "fpga", "computer-architecture", "research", "linux", "macos", "docker"], "topics": ["fpga", "fpga-soc"], "urls": [], "use_cases": ["generate FPGA IP cores from custom architecture descriptions", "produce bitstreams for a custom FPGA fabric from Verilog", "prototype and explore new FPGA architectures in research", "run full Verilog-to-bitstream EDA flow for an open-source FPGA", "verify and self-test generated FPGA designs", "build an FPGA-based SoC with a customized fabric"], "what_it_is": "OpenFPGA is the first open-source FPGA IP generator with silicon proofs, supporting highly customizable FPGA architectures. It provides a complete EDA flow for customized FPGAs, including Verilog-to-bitstream generation and self-testing verification.", "when_to_avoid": ["you only need to program a commercial off-the-shelf FPGA like Xilinx or Intel parts", "you need a general-purpose HDL simulator rather than an FPGA generator", "your project requires vendor-proprietary tooling and support"], "when_to_choose": ["you need to design or research custom FPGA architectures with an open toolchain", "you want silicon-proven, open-source FPGA IP generation", "you need a complete Verilog-to-bitstream flow for a bespoke FPGA", "you are exploring agile hardware prototyping for reconfigurable fabrics"]}, "data_as_of": "2026-08-30T08:39:29.467469+00:00", "members": [{"path": "/products/openfpga", "repo": "lnis-uofu/OpenFPGA", "role": "main", "score": 68}], "provenance": {"archived": {"kind": "observed", "observed_at": "2026-09-03T02:15:14.551670+00:00", "source": "github"}, "artifact_type": {"confidence": null, "enriched_at": "2026-08-30T06:36:31.562181+00:00", "kind": "inferred", "prompt_version": 1, "sources": [{"content_hash": "0b6fdd429a921f8d5a701e7b25077d77a6eb09094a5b3d1a5a52e561b69c46e9", "fetched_at": "2026-09-03T02:15:14.551670+00:00", "kind": "readme", "missing": false, "url": "https://github.com/lnis-uofu/OpenFPGA"}], "taxonomy_version": 1}, "description": {"kind": "observed", "observed_at": "2026-09-03T02:15:14.551670+00:00", "source": "github"}, "domain": {"confidence": null, "enriched_at": "2026-08-30T06:36:31.562181+00:00", "kind": "inferred", "prompt_version": 1, "sources": [{"content_hash": "0b6fdd429a921f8d5a701e7b25077d77a6eb09094a5b3d1a5a52e561b69c46e9", "fetched_at": "2026-09-03T02:15:14.551670+00:00", "kind": "readme", "missing": false, "url": "https://github.com/lnis-uofu/OpenFPGA"}], "taxonomy_version": 1}, "enriched": {"inputs": [], "kind": "computed", "method": "enrichment_status"}, "function": {"confidence": null, "enriched_at": "2026-08-30T06:36:31.562181+00:00", "kind": "inferred", "prompt_version": 1, "sources": [{"content_hash": "0b6fdd429a921f8d5a701e7b25077d77a6eb09094a5b3d1a5a52e561b69c46e9", "fetched_at": "2026-09-03T02:15:14.551670+00:00", "kind": "readme", "missing": false, "url": "https://github.com/lnis-uofu/OpenFPGA"}], "taxonomy_version": 1}, "health_score": {"inputs": ["days_since_push", "days_since_release", "archived"], "kind": "computed", "method": "health_v1"}, "homepage": {"kind": "observed", "observed_at": "2026-09-03T02:15:14.551670+00:00", "source": "github"}, "language": {"kind": "observed", "observed_at": "2026-09-03T02:15:14.551670+00:00", "source": "github"}, "license": {"kind": "observed", "observed_at": "2026-09-03T02:15:14.551670+00:00", "source": "github"}, "license_family": {"inputs": ["license"], "kind": "computed", "method": "license_family"}, "maturity": {"confidence": null, "enriched_at": "2026-08-30T06:36:31.562181+00:00", "kind": "inferred", "prompt_version": 1, "sources": [{"content_hash": "0b6fdd429a921f8d5a701e7b25077d77a6eb09094a5b3d1a5a52e561b69c46e9", "fetched_at": "2026-09-03T02:15:14.551670+00:00", "kind": "readme", "missing": false, "url": "https://github.com/lnis-uofu/OpenFPGA"}], "taxonomy_version": 1}, "member_repos": {"kind": "observed", "observed_at": "2026-09-03T02:15:14.551670+00:00", "source": "github"}, "name": {"kind": "observed", "observed_at": "2026-09-03T02:15:14.551670+00:00", "source": "github"}, "platform": {"confidence": null, "enriched_at": "2026-08-30T06:36:31.562181+00:00", "kind": "inferred", "prompt_version": 1, "sources": [{"content_hash": "0b6fdd429a921f8d5a701e7b25077d77a6eb09094a5b3d1a5a52e561b69c46e9", "fetched_at": "2026-09-03T02:15:14.551670+00:00", "kind": "readme", "missing": false, "url": "https://github.com/lnis-uofu/OpenFPGA"}], "taxonomy_version": 1}, "pushed_at": {"kind": "observed", "observed_at": "2026-09-03T02:15:14.551670+00:00", "source": "github"}, "repo": {"kind": "observed", "observed_at": "2026-09-03T02:15:14.551670+00:00", "source": "github"}, "stars": {"kind": "observed", "observed_at": "2026-09-03T02:15:14.551670+00:00", "source": "github"}, "tags": {"confidence": null, "enriched_at": "2026-08-30T06:36:31.562181+00:00", "kind": "inferred", "prompt_version": 1, "sources": [{"content_hash": "0b6fdd429a921f8d5a701e7b25077d77a6eb09094a5b3d1a5a52e561b69c46e9", "fetched_at": "2026-09-03T02:15:14.551670+00:00", "kind": "readme", "missing": false, "url": "https://github.com/lnis-uofu/OpenFPGA"}], "taxonomy_version": 1}, "topics": {"kind": "observed", "observed_at": "2026-09-03T02:15:14.551670+00:00", "source": "github"}, "urls": {"kind": "observed", "observed_at": "2026-09-03T02:15:14.551670+00:00", "source": "github"}, "use_cases": {"confidence": null, "enriched_at": "2026-08-30T06:36:31.562181+00:00", "kind": "inferred", "prompt_version": 1, "sources": [{"content_hash": "0b6fdd429a921f8d5a701e7b25077d77a6eb09094a5b3d1a5a52e561b69c46e9", "fetched_at": "2026-09-03T02:15:14.551670+00:00", "kind": "readme", "missing": false, "url": "https://github.com/lnis-uofu/OpenFPGA"}], "taxonomy_version": 1}, "what_it_is": {"confidence": null, "enriched_at": "2026-08-30T06:36:31.562181+00:00", "kind": "inferred", "prompt_version": 1, "sources": [{"content_hash": "0b6fdd429a921f8d5a701e7b25077d77a6eb09094a5b3d1a5a52e561b69c46e9", "fetched_at": "2026-09-03T02:15:14.551670+00:00", "kind": "readme", "missing": false, "url": "https://github.com/lnis-uofu/OpenFPGA"}], "taxonomy_version": 1}, "when_to_avoid": {"confidence": null, "enriched_at": "2026-08-30T06:36:31.562181+00:00", "kind": "inferred", "prompt_version": 1, "sources": [{"content_hash": "0b6fdd429a921f8d5a701e7b25077d77a6eb09094a5b3d1a5a52e561b69c46e9", "fetched_at": "2026-09-03T02:15:14.551670+00:00", "kind": "readme", "missing": false, "url": "https://github.com/lnis-uofu/OpenFPGA"}], "taxonomy_version": 1}, "when_to_choose": {"confidence": null, "enriched_at": "2026-08-30T06:36:31.562181+00:00", "kind": "inferred", "prompt_version": 1, "sources": [{"content_hash": "0b6fdd429a921f8d5a701e7b25077d77a6eb09094a5b3d1a5a52e561b69c46e9", "fetched_at": "2026-09-03T02:15:14.551670+00:00", "kind": "readme", "missing": false, "url": "https://github.com/lnis-uofu/OpenFPGA"}], "taxonomy_version": 1}}, "score": {"components": {"activity": 100, "longevity": 100, "rhythm": 8}, "computed_at": "2026-09-03T02:20:16.233290+00:00", "flags": [], "formula": "round(0.45*activity + 0.35*rhythm + 0.20*longevity); archived -> min(score, 10)", "inputs": {"age_days": 3002, "days_push": 0, "days_rel": null, "gap_med": null, "n_releases_24m": 0}, "score": 68, "version": 2}, "staleness": {"enrichment_outdated": false, "low_confidence": false, "scrape_days": 3, "stale_scrape": false}}