{"adoption": {"forks": 282, "observed_at": "2026-08-28T04:05:55.317762+00:00", "stars": 1923}, "canonical_url": "https://ross.abutalabs.com/products/icestudio", "card": {"archived": false, "artifact_type": "application", "description": ":snowflake: Visual editor for open FPGA boards", "domain": ["hardware", "embedded-systems", "developer-tools", "education"], "enriched": true, "function": ["editor", "gui", "compiler", "developer-tools"], "health_score": 99, "homepage": "https://icestudio.io", "language": "JavaScript", "license": "GPL-2.0", "license_family": "copyleft", "maturity": "active", "member_repos": ["FPGAwars/icestudio"], "name": "FPGAwars/icestudio", "platform": ["windows", "cross-platform"], "pushed_at": "2026-08-21T02:28:28+00:00", "repo": "FPGAwars/icestudio", "stars": 1923, "tags": ["fpga", "visual-programming", "verilog", "icestorm", "apio", "digital-design", "open-source-hardware", "drag-and-drop", "linux", "macos"], "topics": ["editor", "fpga", "blocks", "icestorm", "lattice", "verilog", "ide", "icestudio", "javascript"], "urls": [], "use_cases": ["design FPGA circuits without writing Verilog", "teach digital design to beginners", "upload bitstreams to open FPGA boards like Alhambra II or iceBreaker", "build hardware visually by connecting blocks", "prototype RISC-V or Z80 CPU designs on FPGA", "learn FPGA development on Linux, Mac, or Windows"], "what_it_is": "Icestudio is a visual editor for designing digital circuits for open-source FPGA boards using a drag-and-drop block interface, with optional Verilog support. It synthesizes designs and uploads them to supported boards via the Icestorm toolchain and Apio.", "when_to_avoid": ["you need professional FPGA flows for vendor-specific large devices (Xilinx, Intel)", "you require advanced HDL verification or simulation tooling", "you prefer text-based HDL IDEs with full language tooling"], "when_to_choose": ["you are new to FPGAs and want a gentle visual introduction", "you use supported open-source FPGA boards (Lattice iCE40-based)", "you want drag-and-drop hardware design with optional Verilog blocks", "you teach digital logic and want an accessible classroom tool"]}, "data_as_of": "2026-08-30T08:39:29.467469+00:00", "members": [{"path": "/products/icestudio", "repo": "FPGAwars/icestudio", "role": "main", "score": 98}], "provenance": {"archived": {"kind": "observed", "observed_at": "2026-08-28T04:05:55.317762+00:00", "source": "github"}, "artifact_type": {"confidence": null, "enriched_at": "2026-08-30T03:09:36.876015+00:00", "kind": "inferred", "prompt_version": 1, "sources": [{"content_hash": "f4b1a1bc1639810e334a20fb9ddac8ff74178488ced55263b2d4a0a5c8bd30cf", "fetched_at": "2026-08-28T04:05:55.317762+00:00", "kind": "readme", "missing": false, "url": "https://github.com/FPGAwars/icestudio"}, {"content_hash": "9e891bdc38aac21805de1a115da3e952c305c90e070868d030827ee9cdc7288f", "fetched_at": "2026-08-29T10:49:11.760801+00:00", "kind": "homepage", "missing": false, "url": "https://icestudio.io"}], "taxonomy_version": 1}, "description": {"kind": "observed", "observed_at": "2026-08-28T04:05:55.317762+00:00", "source": "github"}, "domain": {"confidence": null, "enriched_at": "2026-08-30T03:09:36.876015+00:00", "kind": "inferred", "prompt_version": 1, "sources": [{"content_hash": "f4b1a1bc1639810e334a20fb9ddac8ff74178488ced55263b2d4a0a5c8bd30cf", "fetched_at": "2026-08-28T04:05:55.317762+00:00", "kind": "readme", "missing": false, "url": "https://github.com/FPGAwars/icestudio"}, {"content_hash": "9e891bdc38aac21805de1a115da3e952c305c90e070868d030827ee9cdc7288f", "fetched_at": "2026-08-29T10:49:11.760801+00:00", "kind": "homepage", "missing": false, "url": "https://icestudio.io"}], "taxonomy_version": 1}, "enriched": {"inputs": [], "kind": "computed", "method": "enrichment_status"}, "function": {"confidence": null, "enriched_at": "2026-08-30T03:09:36.876015+00:00", "kind": "inferred", "prompt_version": 1, "sources": [{"content_hash": "f4b1a1bc1639810e334a20fb9ddac8ff74178488ced55263b2d4a0a5c8bd30cf", "fetched_at": "2026-08-28T04:05:55.317762+00:00", "kind": "readme", "missing": false, "url": "https://github.com/FPGAwars/icestudio"}, {"content_hash": "9e891bdc38aac21805de1a115da3e952c305c90e070868d030827ee9cdc7288f", "fetched_at": "2026-08-29T10:49:11.760801+00:00", "kind": "homepage", "missing": false, "url": "https://icestudio.io"}], "taxonomy_version": 1}, "health_score": {"inputs": ["days_since_push", "days_since_release", "archived"], "kind": "computed", "method": "health_v1"}, "homepage": {"kind": "observed", "observed_at": "2026-08-28T04:05:55.317762+00:00", "source": "github"}, "language": {"kind": "observed", "observed_at": "2026-08-28T04:05:55.317762+00:00", "source": "github"}, "license": {"kind": "observed", "observed_at": "2026-08-28T04:05:55.317762+00:00", "source": "github"}, "license_family": {"inputs": ["license"], "kind": "computed", "method": "license_family"}, "maturity": {"confidence": null, "enriched_at": "2026-08-30T03:09:36.876015+00:00", "kind": "inferred", "prompt_version": 1, "sources": [{"content_hash": "f4b1a1bc1639810e334a20fb9ddac8ff74178488ced55263b2d4a0a5c8bd30cf", "fetched_at": "2026-08-28T04:05:55.317762+00:00", "kind": "readme", "missing": false, "url": "https://github.com/FPGAwars/icestudio"}, {"content_hash": "9e891bdc38aac21805de1a115da3e952c305c90e070868d030827ee9cdc7288f", "fetched_at": "2026-08-29T10:49:11.760801+00:00", "kind": "homepage", "missing": false, "url": "https://icestudio.io"}], "taxonomy_version": 1}, "member_repos": {"kind": "observed", "observed_at": "2026-08-28T04:05:55.317762+00:00", "source": "github"}, "name": {"kind": "observed", "observed_at": "2026-08-28T04:05:55.317762+00:00", "source": "github"}, "platform": {"confidence": null, "enriched_at": "2026-08-30T03:09:36.876015+00:00", "kind": "inferred", "prompt_version": 1, "sources": [{"content_hash": "f4b1a1bc1639810e334a20fb9ddac8ff74178488ced55263b2d4a0a5c8bd30cf", "fetched_at": "2026-08-28T04:05:55.317762+00:00", "kind": "readme", "missing": false, "url": "https://github.com/FPGAwars/icestudio"}, {"content_hash": "9e891bdc38aac21805de1a115da3e952c305c90e070868d030827ee9cdc7288f", "fetched_at": "2026-08-29T10:49:11.760801+00:00", "kind": "homepage", "missing": false, "url": "https://icestudio.io"}], "taxonomy_version": 1}, "pushed_at": {"kind": "observed", "observed_at": "2026-08-28T04:05:55.317762+00:00", "source": "github"}, "repo": {"kind": "observed", "observed_at": "2026-08-28T04:05:55.317762+00:00", "source": "github"}, "stars": {"kind": "observed", "observed_at": "2026-08-28T04:05:55.317762+00:00", "source": "github"}, "tags": {"confidence": null, "enriched_at": "2026-08-30T03:09:36.876015+00:00", "kind": "inferred", "prompt_version": 1, "sources": [{"content_hash": "f4b1a1bc1639810e334a20fb9ddac8ff74178488ced55263b2d4a0a5c8bd30cf", "fetched_at": "2026-08-28T04:05:55.317762+00:00", "kind": "readme", "missing": false, "url": "https://github.com/FPGAwars/icestudio"}, {"content_hash": "9e891bdc38aac21805de1a115da3e952c305c90e070868d030827ee9cdc7288f", "fetched_at": "2026-08-29T10:49:11.760801+00:00", "kind": "homepage", "missing": false, "url": "https://icestudio.io"}], "taxonomy_version": 1}, "topics": {"kind": "observed", "observed_at": "2026-08-28T04:05:55.317762+00:00", "source": "github"}, "urls": {"kind": "observed", "observed_at": "2026-08-28T04:05:55.317762+00:00", "source": "github"}, "use_cases": {"confidence": null, "enriched_at": "2026-08-30T03:09:36.876015+00:00", "kind": "inferred", "prompt_version": 1, "sources": [{"content_hash": "f4b1a1bc1639810e334a20fb9ddac8ff74178488ced55263b2d4a0a5c8bd30cf", "fetched_at": "2026-08-28T04:05:55.317762+00:00", "kind": "readme", "missing": false, "url": "https://github.com/FPGAwars/icestudio"}, {"content_hash": "9e891bdc38aac21805de1a115da3e952c305c90e070868d030827ee9cdc7288f", "fetched_at": "2026-08-29T10:49:11.760801+00:00", "kind": "homepage", "missing": false, "url": "https://icestudio.io"}], "taxonomy_version": 1}, "what_it_is": {"confidence": null, "enriched_at": "2026-08-30T03:09:36.876015+00:00", "kind": "inferred", "prompt_version": 1, "sources": [{"content_hash": "f4b1a1bc1639810e334a20fb9ddac8ff74178488ced55263b2d4a0a5c8bd30cf", "fetched_at": "2026-08-28T04:05:55.317762+00:00", "kind": "readme", "missing": false, "url": "https://github.com/FPGAwars/icestudio"}, {"content_hash": "9e891bdc38aac21805de1a115da3e952c305c90e070868d030827ee9cdc7288f", "fetched_at": "2026-08-29T10:49:11.760801+00:00", "kind": "homepage", "missing": false, "url": "https://icestudio.io"}], "taxonomy_version": 1}, "when_to_avoid": {"confidence": null, "enriched_at": "2026-08-30T03:09:36.876015+00:00", "kind": "inferred", "prompt_version": 1, "sources": [{"content_hash": "f4b1a1bc1639810e334a20fb9ddac8ff74178488ced55263b2d4a0a5c8bd30cf", "fetched_at": "2026-08-28T04:05:55.317762+00:00", "kind": "readme", "missing": false, "url": "https://github.com/FPGAwars/icestudio"}, {"content_hash": "9e891bdc38aac21805de1a115da3e952c305c90e070868d030827ee9cdc7288f", "fetched_at": "2026-08-29T10:49:11.760801+00:00", "kind": "homepage", "missing": false, "url": "https://icestudio.io"}], "taxonomy_version": 1}, "when_to_choose": {"confidence": null, "enriched_at": "2026-08-30T03:09:36.876015+00:00", "kind": "inferred", "prompt_version": 1, "sources": [{"content_hash": "f4b1a1bc1639810e334a20fb9ddac8ff74178488ced55263b2d4a0a5c8bd30cf", "fetched_at": "2026-08-28T04:05:55.317762+00:00", "kind": "readme", "missing": false, "url": "https://github.com/FPGAwars/icestudio"}, {"content_hash": "9e891bdc38aac21805de1a115da3e952c305c90e070868d030827ee9cdc7288f", "fetched_at": "2026-08-29T10:49:11.760801+00:00", "kind": "homepage", "missing": false, "url": "https://icestudio.io"}], "taxonomy_version": 1}}, "score": {"components": {"activity": 98, "longevity": 100, "rhythm": 98}, "computed_at": "2026-09-03T02:39:23.370411+00:00", "flags": [], "formula": "round(0.45*activity + 0.35*rhythm + 0.20*longevity); archived -> min(score, 10)", "inputs": {"age_days": 3870, "days_push": 13, "days_rel": 13, "gap_med": 7, "n_releases_24m": 2}, "score": 98, "version": 2}, "staleness": {"enrichment_outdated": false, "low_confidence": false, "scrape_days": 9, "stale_scrape": false}}