{"adoption": {"forks": 422, "observed_at": "2026-08-28T04:06:05.497780+00:00", "stars": 2015}, "canonical_url": "https://ross.abutalabs.com/products/basic_verilog", "card": {"archived": false, "artifact_type": "library", "description": "Must-have verilog systemverilog modules", "domain": ["embedded-systems", "hardware", "developer-tools"], "enriched": true, "function": ["developer-tools", "simulation", "embedded"], "health_score": 63, "homepage": null, "language": "Verilog", "license": null, "license_family": "other", "maturity": "active", "member_repos": ["pConst/basic_verilog"], "name": "pConst/basic_verilog", "platform": ["cross-platform"], "pushed_at": "2026-03-12T08:19:20+00:00", "repo": "pConst/basic_verilog", "stars": 2015, "tags": ["verilog", "systemverilog", "fpga", "rtl", "uart", "spi", "fifo", "pwm", "xilinx", "altera", "hdl"], "topics": ["fpga", "delay", "debounce", "encoder", "xilinx", "altera", "verilog", "fifo", "tcl", "spi-master", "synchronizer", "pwm", "uart", "uart-protocol", "uart-verilog", "uart-tx", "uart-receiver", "uart-controller", "spi-interface", "hls"], "urls": [], "use_cases": ["find a verilog uart tx/rx module for my fpga project", "reusable systemverilog fifo implementation", "debounce and synchronizer modules for fpga buttons", "spi master verilog module", "pwm generator verilog code", "axi and avalon-mm master slave templates", "tcl scripts for xilinx vivado and intel hls builds", "picoblaze soft processor sources"], "what_it_is": "A collection of reusable, synthesizable Verilog/SystemVerilog modules for FPGA projects, including UART, SPI, FIFO, PWM, debounce, synchronizers, and more. It also bundles vendor templates, soft processor sources, and TCL/build scripts for Xilinx and Altera workflows.", "when_to_avoid": ["you need a full verified IP core with formal guarantees for safety-critical designs", "you need ASIC-grade, vendor-supported IP with licensing and support", "you work outside HDL/FPGA development"], "when_to_choose": ["you need small, well-documented, synthesizable building blocks for an FPGA design", "you target mainstream vendors like Xilinx or Altera/Intel", "you want example project boilerplates and FPGA build scripts"]}, "data_as_of": "2026-08-30T08:39:29.467469+00:00", "members": [{"path": "/products/basic_verilog", "repo": "pConst/basic_verilog", "role": "main", "score": 64}], "provenance": {"archived": {"kind": "observed", "observed_at": "2026-08-28T04:06:05.497780+00:00", "source": "github"}, "artifact_type": {"confidence": null, "enriched_at": "2026-08-30T03:00:43.912188+00:00", "kind": "inferred", "prompt_version": 1, "sources": [{"content_hash": "ca88675ee942104382650d8eb5afebce96262cd4b27cd7ea9e103d8e02647454", "fetched_at": "2026-08-28T04:06:05.497780+00:00", "kind": "readme", "missing": false, "url": "https://github.com/pConst/basic_verilog"}], "taxonomy_version": 1}, "description": {"kind": "observed", "observed_at": "2026-08-28T04:06:05.497780+00:00", "source": "github"}, "domain": {"confidence": null, "enriched_at": "2026-08-30T03:00:43.912188+00:00", "kind": "inferred", "prompt_version": 1, "sources": [{"content_hash": "ca88675ee942104382650d8eb5afebce96262cd4b27cd7ea9e103d8e02647454", "fetched_at": "2026-08-28T04:06:05.497780+00:00", "kind": "readme", "missing": false, "url": "https://github.com/pConst/basic_verilog"}], "taxonomy_version": 1}, "enriched": {"inputs": [], "kind": "computed", "method": "enrichment_status"}, "function": {"confidence": null, "enriched_at": "2026-08-30T03:00:43.912188+00:00", "kind": "inferred", "prompt_version": 1, "sources": [{"content_hash": "ca88675ee942104382650d8eb5afebce96262cd4b27cd7ea9e103d8e02647454", "fetched_at": "2026-08-28T04:06:05.497780+00:00", "kind": "readme", "missing": false, "url": "https://github.com/pConst/basic_verilog"}], "taxonomy_version": 1}, "health_score": {"inputs": ["days_since_push", "days_since_release", "archived"], "kind": "computed", "method": "health_v1"}, "homepage": {"kind": "observed", "observed_at": "2026-08-28T04:06:05.497780+00:00", "source": "github"}, "language": {"kind": "observed", "observed_at": "2026-08-28T04:06:05.497780+00:00", "source": "github"}, "license": {"kind": "observed", "observed_at": "2026-08-28T04:06:05.497780+00:00", "source": "github"}, "license_family": {"inputs": ["license"], "kind": "computed", "method": "license_family"}, "maturity": {"confidence": null, "enriched_at": "2026-08-30T03:00:43.912188+00:00", "kind": "inferred", "prompt_version": 1, "sources": [{"content_hash": "ca88675ee942104382650d8eb5afebce96262cd4b27cd7ea9e103d8e02647454", "fetched_at": "2026-08-28T04:06:05.497780+00:00", "kind": "readme", "missing": false, "url": "https://github.com/pConst/basic_verilog"}], "taxonomy_version": 1}, "member_repos": {"kind": "observed", "observed_at": "2026-08-28T04:06:05.497780+00:00", "source": "github"}, "name": {"kind": "observed", "observed_at": "2026-08-28T04:06:05.497780+00:00", "source": "github"}, "platform": {"confidence": null, "enriched_at": "2026-08-30T03:00:43.912188+00:00", "kind": "inferred", "prompt_version": 1, "sources": [{"content_hash": "ca88675ee942104382650d8eb5afebce96262cd4b27cd7ea9e103d8e02647454", "fetched_at": "2026-08-28T04:06:05.497780+00:00", "kind": "readme", "missing": false, "url": "https://github.com/pConst/basic_verilog"}], "taxonomy_version": 1}, "pushed_at": {"kind": "observed", "observed_at": "2026-08-28T04:06:05.497780+00:00", "source": "github"}, "repo": {"kind": "observed", "observed_at": "2026-08-28T04:06:05.497780+00:00", "source": "github"}, "stars": {"kind": "observed", "observed_at": "2026-08-28T04:06:05.497780+00:00", "source": "github"}, "tags": {"confidence": null, "enriched_at": "2026-08-30T03:00:43.912188+00:00", "kind": "inferred", "prompt_version": 1, "sources": [{"content_hash": "ca88675ee942104382650d8eb5afebce96262cd4b27cd7ea9e103d8e02647454", "fetched_at": "2026-08-28T04:06:05.497780+00:00", "kind": "readme", "missing": false, "url": "https://github.com/pConst/basic_verilog"}], "taxonomy_version": 1}, "topics": {"kind": "observed", "observed_at": "2026-08-28T04:06:05.497780+00:00", "source": "github"}, "urls": {"kind": "observed", "observed_at": "2026-08-28T04:06:05.497780+00:00", "source": "github"}, "use_cases": {"confidence": null, "enriched_at": "2026-08-30T03:00:43.912188+00:00", "kind": "inferred", "prompt_version": 1, "sources": [{"content_hash": "ca88675ee942104382650d8eb5afebce96262cd4b27cd7ea9e103d8e02647454", "fetched_at": "2026-08-28T04:06:05.497780+00:00", "kind": "readme", "missing": false, "url": "https://github.com/pConst/basic_verilog"}], "taxonomy_version": 1}, "what_it_is": {"confidence": null, "enriched_at": "2026-08-30T03:00:43.912188+00:00", "kind": "inferred", "prompt_version": 1, "sources": [{"content_hash": "ca88675ee942104382650d8eb5afebce96262cd4b27cd7ea9e103d8e02647454", "fetched_at": "2026-08-28T04:06:05.497780+00:00", "kind": "readme", "missing": false, "url": "https://github.com/pConst/basic_verilog"}], "taxonomy_version": 1}, "when_to_avoid": {"confidence": null, "enriched_at": "2026-08-30T03:00:43.912188+00:00", "kind": "inferred", "prompt_version": 1, "sources": [{"content_hash": "ca88675ee942104382650d8eb5afebce96262cd4b27cd7ea9e103d8e02647454", "fetched_at": "2026-08-28T04:06:05.497780+00:00", "kind": "readme", "missing": false, "url": "https://github.com/pConst/basic_verilog"}], "taxonomy_version": 1}, "when_to_choose": {"confidence": null, "enriched_at": "2026-08-30T03:00:43.912188+00:00", "kind": "inferred", "prompt_version": 1, "sources": [{"content_hash": "ca88675ee942104382650d8eb5afebce96262cd4b27cd7ea9e103d8e02647454", "fetched_at": "2026-08-28T04:06:05.497780+00:00", "kind": "readme", "missing": false, "url": "https://github.com/pConst/basic_verilog"}], "taxonomy_version": 1}}, "score": {"components": {"activity": 71, "longevity": 100, "rhythm": 35}, "computed_at": "2026-09-03T02:20:16.233290+00:00", "flags": ["no_releases", "no_license"], "formula": "round(0.45*activity + 0.35*rhythm + 0.20*longevity); archived -> min(score, 10)", "inputs": {"age_days": 3915, "days_push": 174, "days_rel": null, "gap_med": null, "n_releases_24m": 0}, "score": 64, "version": 2}, "staleness": {"enrichment_outdated": false, "low_confidence": false, "scrape_days": 9, "stale_scrape": false}}